FinFET with Constant Transconductance

Samson Mil'shtein^{*}, John Palma

Advanced Electronics Technology Center, ECE Dept., UMass, Lowell, MA 01854

Abstract Many analog FinFET applications, such as amplifiers, would benefit if the transistor provided a constant transconductance (gm=constant). The direct modification of transconductance can be done by tailoring the electric field inside the FinFET transistor. In the current study, we modeled and compared the electrical field profiles, IV characteristics, and transconductances of a conventional FinFET with a wrapped gate forming a single pair of gates, and our novel device with two wrapped gates forming two pairs of gates. We modeled and designed the devices taking into account transverse quantum confinement using the commercial modeling package Silvaco Atlas. We found that the novel FinFET operates with a nearly constant gmover a wide range of gate voltages. The novel device, made from silicon, has two pairs of gates with each gate being 10 nm wide and the two pairs of gates being 20 nm apart. The length of the transistor is 40 nm. The region underneath and between the gates is lightly n-type doped at 1×1015 cm-3 with doping of 7×1018 cm-3 at the source and drain contacts. The fin thickness is 120 Å and the gate oxide is 17 Å. The fin height is arbitrary as currents are normalized to the fin height.

Keywords Mosfet, Finfet, Mugfet, Field Tailoring, Linearity

1. Introduction

Rapid scaling down of silicon technology has resulted in the transformation of conventional planar Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) into the vertical variant of Fin-shaped Field Effect Transistors (FinFETs).FinFETs are also known as Multi-Gate FETs (MuGFETs). However, this name creates confusion asmulti-gate planar FETs have been used in switches and field plate devices for quite some time. To avoid confusion with other multi-gate devices, we would like to suggest the name of "Wrapped Gate MOSFET (WG-MOSFET)". This name better reflects the shape of the gateas it is physically wrapped around the fin. In the current study, we modeled and designed a FinFETwith two wrapped gates, hence referring to the device as a MuGFETwould create confusion.

FinFETsoffer many well-known advantageswhich explain the recent focus on their R&D: the small dimensionsresult in devices that are free of short channel effects, electron quantizationresults in a one dimensional electron gas, and better control of carriers is achieved by using the wrapped gate[1-4]. The drawbacks of FinFETs,such as reduced electron velocity and unstable threshold voltage,are also well known[5-7]. Although the major fabrication steps originated with MOSFET technology, the typical selection of a (100) wafer orientation and a (110) channel direction causes a reduction of electron mobility. Widely used strained-layer technology is a very complicated[5,6] method and does

* Corresponding author:

sam_milshtein@uml.edu (Samson Mil'shtein)

Published online at http://journal.sapub.org/msse

not always bring the desired results. In this study, we recommend the field tailoring technique[8,9] to improve electron mobility and to linearize transconductance, gm. It is well established that electron mobility is decreased in FETs by up to a factor 14 as a result of the excessive internal electrical field along the channel of the transistor. Adjusting the electron mobility and gmby reshaping the electrical fieldhas proved to be a reliable method of improving these two parameters. The linearity of gm is a function of the uniformity of the electric field. Acceleration and deceleration of electrons in a non-uniform electric field is the major reason for the reduction of gm, and these changes of electron velocity cause non-linearity of the gain. Our recent modeling and experimental work[10,11] proved the concept not only in a laboratory environment, but also in commercial production. We demonstrated [11] that with a conventional fabrication process, a dual gate MOSFET design can be used to improve the gm and increase the mobility by applying a separate bias to each of the two gates, where the biases are chosen to result in optimal electric field conditions.

FinFETs have emerged as a viable competitor for various analog applications[12-14]. The motivation of the current study is to use an additional wrapped gate to improve the linearity of the FinFET, via the field tailoring concept, which would be advantageous for many of these analog applications. Independently controlled gates have been previously employed by others to improve FinFET characteristics. The use of independently controlled gates was described for digital applications in[15,16], but these papers demonstrated independent control of each of the two transverse gates in conventional FinFETs. In addition, independent control of the two transverse gates was examined as a means to gain better control over the threshold

Copyright © 2012 Scientific & Academic Publishing. All Rights Reserved

voltage and sub-threshold swing[17]. This concept was extended by utilizing asymmetric gate-oxide thicknesses for further improvement of sub-threshold slopes[18]. It was shown in[19] that the asymmetric case offers better linearity as compared to the symmetric case. A structure similar to the one presented in this study, a quad gate (two sets of transverse gates) FinFET called the screen grid field effect transistor, was created to optimize transistor switching speeds for digital applications[20].

2. Challenges of FinFET Modeling

With the trend in microminiaturization and the appearance of nano-scale devices, the task of modeling becomes very complicated due to the simultaneous presence of quasi-ballistic transport, quantization of carriers, and complicated boundary conditions along the device channel. Decades ago, the precision of Poisson simulators was a concern[21]. Nowadays, an answer is needed thefundamental question on when and how the topology and equivalent circuitry of nano-devices change as the terminal voltages change. The detailed discussion of the modeling issues is beyond the scope of this paper, however, one should note the availability of numerous publications[7,22,23] which address quantum modeling in FinFETs of variable thicknesses through the use of the Green's function and the use of matrix quantum mechanics in multi-gate HEMTs[24].

Expecting that any specific modeling or commercially available design package won't necessarily produce accurate results, we offer in this paper, a solution to the complicated issue of FinFET modeling. Using the commercial modeling package, Silvaco Atlas, we started with a device structure described recently by Yu et al.[2] and matched the output characteristics of the model to the experimentally published results. The major parameter which needed adjusting was the work function of the gate material. A strong dependence of the modeling outcome on the value of the work function is not surprising. Numerous experimental studies[4,25-27] demonstrated astrong dependence of FinFET performance on the selection of the work function of the gate material.

3. Design and Modeling

To gain an improvement in FinFET linearity, the field tailoring concept is employed as was proven theoretically and experimentally by our group[8-11]. This concept states that since the strength and distribution of the electric field in a transistor is the most direct factor influencing device performance, modification of the electric field in the channel will lead to a modification of device performance. To obtain a flat transconductance, a more even electric field profile should be sought. The addition of a second wrapped gate provides the means for evening out this electric field across the device. By making the region in between the wrapped gates lightly doped, the electric field due to each of the wrapped gates is spread out somewhat over the higher resistance central region, further evening out and lessening the magnitude of the channel electric field.

For this study, we modeled and compared the transconductances, I-V characteristics, and current gain of a conventional FinFET with one wrapped gate, and our novel device with two separately biased wrapped gates. The commercially available modeling package, Silvaco Atlas, was used. Modeling within this package involves selecting the physical description of the device in question, which includes the dimensions, material properties, and a selection of the physical models. Selecting the terminal conditions such as the biasing, results in the calculation of the resulting current or small signal response, and from these results, the desired information, such as transconductance or current gain can be plotted. For this study, transverse quantum confinement for both the single wrapped gate and the dual wrapped gate transistors was taken into account and the raw modeled results were passed through a Gaussian smoothing filter to eliminate any mathematical noise.

The conventional single wrapped gate FinFET design was based on a previous publication by Yu et al.[2]. The modeling parameters were chosen so that the model's results matched the experimental results given by Yu. Using these same parameters, the novel device was modeled so that it could be compared to the conventional FinFET.

The novel device, shown in Figure 1, is made from siliconand has two wrapped gates, with each gate being 10 nm wide and the two wrapped gates being 20 nm apart. The length of the transistor is 40 nm. The region underneath and between the wrapped gates is lightly n-type doped at 1×10^{15} cm⁻³ with doping of 7×10^{18} cm⁻³ at the source and drain contacts. The doping profile was obtained from[22] where quantum modeling of the experimental device in[2] was performed. The fin thickness is 120 Å and the gate oxide thickness is 17 Å. The fin height is arbitrary as currents are normalized to the fin height.Figure 2 shows the standard FinFET device based on[2] and used as the point of reference. The gate width, fin thickness, and gate oxide thickness are the same as in the novel device. Also, the doping levels in the source, drain, and gate regions match those of the novel device.



Figure 1. Novel FinFET structure and doping profile



Figure 2. Standard FinFET structure and doping profile

Field tailoring calls for the separate biasing of the two wrapped gates. Generally, the biasing of the second gate would be offset from that of the first gate by some differential bias, Vgate 2 - Vgate 1 = Vdiff. A range of differential biases were modeled and the results are shown in Figure 3. Interestingly, for the design in this study, the flattest transconductance occurs when the bias difference between the two wrapped gates is zero. In other words, maximum flatness occurs when the two wrapped gates are tied together. This may not be the case for all possible configurations, and may not be the case for a fabricated device. By allowing each set of gates to be biased separately, the field tailoring concept[8-11] can be extended, improving achieve the opportunity to an optimally flat transconductance.

Some interesting features of the transconductance curves for various values of Vdiff can be seen in Figure 3. As the voltage on gate 2 increases with relation to that on gate 1, the peak transconductance increases. This is due to the reduction of the resistance in the second gate region as the second gate's voltage is increased relative to that of the first gate. As the voltage on gate 2 decreases with respect to that on gate 1, the effective threshold voltage of the transistor shifts more positive in a roughly linear fashion. This occurs because under such biasing conditions, the operation of the novel transistor is dominated by the second gate.

The case of Vdiff = 0 will be the focus of this study since the case of a flat conductance is what is sought here.Figure 4 presents a comparison of the output I-V characteristics of the conventional FinFET of Figure 2 and the novel FinFET of Figure 1. It can be seen that the overall gain of the novel device is less than that of the conventional device. However, the comparison of the transconductances, shown in Figure 5, indicates that for the novel device, the transconductance is almost constant in the range of gate biases from about -0.2 to +1.2 Volts at a drain bias of 1.2 V. Thus, gain is traded for linearity in this novel design.

Figure 6 shows the comparison of current gain. The novel device exhibits a lower cutoff frequency. This is easily explained by the increase in gate area due to the addition of another wrapped gate and an increase in channel resistance. However, the tradeoffs may be favorable for many applications where transistor linearity is of primary concern, as the improvement in transconductance flatness is substantial.



Figure 3. Transcondutance of the novel FinFET for various differential biases, $V_{diff} = V_{gate 2} - V_{gate 1}$



Figure 4. Comparison between novel FinFET (black) and standard FinFET (grey) I-V curves with the gate bias ranging from $V_g = +1.0 \text{ V}$ (top curves) to $V_g = -0.4 \text{ V}$ (bottom curves) at 0.2V increments



Figure 5. Comparison between novel FinFET (black) and standard FinFET (grey) transconductances for $V_d = 1.2 V$



Figure 6. Comparison of current gain for the novel (black) and standard (grey) devices

Several parameters of the novel FinFET were varied, via modeling, to explore any dependencies on the flatness of the transconductance. Changing the thickness of the fin over the range of

80 Å to 200 Å had no appreciable effect on the level of gm flatness except that as the fin thickness was increased, a peak in the transconductance formednear the turn-on bias between Vg = -0.5 V and Vg = 0.0 V. This peak is eliminated when a larger gate width is usedwhich can be explained by the improvement of control that comes with a wider gate as compared to the poor control for a gate that is smaller than the thickness of the fin. Beyond this specific effect, an increase in gate width provides no noticeable benefit.

Changing the doping under and between the gates has little effect on the flatness of gm as long as the doping level is kept about an order of magnitude below that of the ohmic contact regions. This is useful as a tight control of the doping profile is not necessary to gain the improvement in linearity. It should be noted that not having a reduced doping in between the gates will eliminate the improvement in linearity provided by the novel device.



Figure 7. Comparison of the transconductances of the novel configuration when changing the spacing between the two sets of gates from 0 nm (touching) to 40 nm. It is seen that at about 20 nm, flat transconductance is achieved. An increase in spacing does not affect flatness, but reduces the transconductance. If the spacing is too small, a flat transconductance is not achieved

The only parameter change that had a strong effect on the transconductance was a change in the spacing between the two wrapped gates. The novel device, described above, utilized a gate spacing of 20 nm. Varying this spacing has an impact on both the level of gm flatness and on the overall magnitude. As can be seen in Figure 7, as the spacing is decreased and approaches zero, the advantage of the novel device is lost. Increasing the spacing decreases the overall transconductance magnitude due to the increase in channel resistance, although the overall flatness remains about the same. Therefore, some optimization of the wrapped gate spacing is needed to achieve the wanted condition. Overall, the modeling results imply that the condition of gm flatness is invariant to many of the processing variations that can be expected.

4. Conclusions

In this study, a novel dual wrapped gate FinFET was modeled and designed. The model for the novel device used here was extended from a model of a standard FinFET that was based on previously published experimental results. Modeling results show that the novel device exhibits a nearly constant transconductance over its operating range. This is a consequence of the fact that the strength of electric field in the novel FinFET channel is much smaller than of that in the standard FinFET. The flat transconductance is largely invariant to most process variations, but the spacing between the wrapped gates must be chosen so that the transconductance remains flat and at a high magnitude. While the gain of the novel transistor is less than that of the standard example due to the increase in gate capacitance, the substantial improvement in linearity offers a favorable trade-off for many analog applications.

REFERENCES

- M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann, and S. Biesemans, "Review of FINFET technology," in Proc. 2009 Int. SOI Conference, 2009, pp. 1-4.
- [2] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-H. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, "FinFET scaling to 10nm gate length," in Tech. Dig. 2002 Int. Electron Devices Meeting, 2002, pp. 251-254.
- [3] S. Put, E. Simoen, M. Jurczak, M. Van Uffelen, P. Leroux, and C. Claeys, "Influence of fin width on the total dose behavior of p-Channel bulk MuGFETs," Electron Device Lett., vol. 31, pp. 243-245, Mar. 2010.
- [4] N. Collaert, A. De Keersgieter, K. G. Anil, R. Rooyackers, G. Eneman, M. Goodwin, B. Eyckens, E. Sleeckx, J.-F. de Marneffe, K. De Meyer, P. Absil, M. Jurczak, and S. Biesemans, "Performance improvement of tall triple gate devices with strained SiN layers," Electron Device Lett., vol. 26, pp. 820-822, Nov. 2005.
- [5] N. Serra and D. Esseni, "Mobility enhancement in strained n-FinFETs: basic insight and stress engineering," IEEE Trans. Electron Devices, vol. 57, pp. 482-490, Feb. 2010.
- [6] M. Sinha, R. T. P. Lee, E. F. Chor, and Y.-C. Yeo, "Contact resistance reduction technology using aluminum implant and segregation for strained p-FinFETs with silicon-germanium source/drain," IEEE Trans. Electron Devices, vol. 27, pp. 1279-1286, Jun. 2010.
- [7] M. Shrivastava, M. S. Baghini, D. K. Sharma, and V. R. Rao, "A novel bottom spacer FinFET structure for improved short-channel, power-delay, and thermal performance," IEEE Trans. Electron Devices, vol. 57, pp. 1287-1294, Jun. 2010.
- [8] S. Mil'shtein, "Shaping electric field in heterostructure transistors," Microelectronics J., vol. 36, pp. 319-322, Mar.-Jun. 2005.
- [9] S. Mil'shtein and J. Palma, "Heterostructure transistor with

tunable gate bias," Microelectronics J., vol. 36, pp. 301-303, Mar.-Jun. 2005.

- [10] S. Mil'shtein, S. Nabokin, and S. Sui, "Tailored field in multigate FETs," U.S. Patent 6 037 830, Mar. 14, 2000.
- [11] S. Mil'shtein, "Novel phenomena in transistor with tailored field," in Proc. 21st Int. Conf. Physics Semiconductors, 1992, pp. 1665-1668.
- [12] V. Kilchytska, N. Collaert, R. Rooyackers, D. Lederer, J.-P. Raskin and D. Flandre, "Perspective of FinFETs for analog applications," in Proc. 34th European Solid-State Device Research Conf., 2004, pp. 65-68.
- [13] P. Wambacq, B. Verbruggen, K. Scheir, J. Borremans, M. Dehan, D. Linten, V. De Heyn, G. Van der Plas, A. Mercha, B. Parvais, C. Gustin, V. Subramanian, N. Collaert, M. Jurczak, and S. Decoutere, "The potential of FinFETs for analog and RF circuit applications," IEEE Trans. Circuits Syst.I: Reg. Papers, vol. 54, pp. 2541-2551, Nov. 2007.
- [14] B. Parvais, V. Subramanian, A. Mercha, M. Dehan, P. Wambacq, W. Sanssen, G. Groeseneken, and S. Decoutere, "FinFET technology for analog and RF circuits," in Proc. 2007 IEEE Int. Conf. on Electronics, Circuits and Systems, 2007, pp. 182-185.
- [15] D. Fried, E. J. Nowak, J. Kedzierski, J. S. Sunster, and K. T. Kornegay, "A fin-type independent-double-gate NFET," in Dig. 61st Device Research Conf., 2003, pp. 45-46.
- [16] A. Datta, A. Goel, R. T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, "Modeling and circuit synthesis for independently controlled double gate FinFET devices," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, pp. 1957-1966, Nov. 2007.
- [17] D. Xiao, G. Chen, R. Lee, D. Lu, L. Tan, Y. Liu, C. C. Shen, and J. W. Kim, "PSDG MOSFET," in Proc. 2006 Int. Symp. on VLSI Technology, Systems, and Applications, 2006, pp. 64-65.
- [18] Y. Liu, T. Matsukawa, K. Endo, M. Masahara, S.-i. O'uchi, K. Ishii, H. Yamauchi, J. Tsukada, Y. Ishikawa, and E. Suzuki, "Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide

thicknesses," Electron Device Lett., vol. 28, pp. 517-519, Jun. 2007.

- [19] S. Kaya, W. Ma, and A. Asenov, "Design of DG-MOSFETs for high linearity performance," in Proc. 2003 IEEE Int. SOI Conf., 2003, pp. 68-69.
- [20] Y. Shadrokh, K. Fobelets, and J. E. Velazquez-Perez, "Comparison of the multi-gate functionality of screen-grid field effect transistors with FinFETs," Semiconductor Sci. Technol., vol. 23, pp. 34-42, Sept. 2008.
- [21] S. Luryi, "Development of RF equivalent circuit models from physics-based device models," Future Trends in Microelectronics. The Road Ahead. S. Luryi, J. M. Xu, and A. Zaslavsky, Ed., New York: Wiley, 1999, pp. 463-466.
- [22] H. R. Khan, D. Mamaluy, and D. Vasileska, "Quantum transport simulation of experimentally fabricated nano-FinFET," IEEE Trans. Electron Devices, vol. 54, pp. 784-796, Apr. 2007.
- [23] J. Gu, J. Keane, S. Sapatnekar, and C. Kim, "Width quantization aware FinFET circuit design," in Proc. 2006 IEEE Custom Integrated Circuits Conf., 2006, pp. 337-340.
- [24] S. Mil'shtein and A. Churi, "Variable quantum well along p-HEMT channel," Microelectronics J., vol. 40, pp. 875-876, Apr. 2009.
- [25] K. Endo, S.-i. O'uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, K. Sakamoto, J. Tsukada, H. Yamauchi, and M. Masahara, "Variability analysis of TiN metal-gate FinFETs," Electron Device Lett., vol. 31, pp. 546-548, Jun. 2010.
- [26] M. M. Hussain, C. E. Smith, H. R. Harris, C. D. Young, H.-H. Tseng, and R. Jammy, "Gate-first integration of tunable work function metal gates of different thicknesses into high-k/metal gates CMOS FinFETs for multi-VTh engineering," IEEE Trans. Electron Devices, vol. 57, pp. 626-631, Mar. 2010.
- [27] P. Magnone, A. Mercha, V. Subramanian, P. Parvais, N. Collaert, M. Dehan, S. Decoutere, G. Groeseneken, J. Denson, T. Merelle, R. J. P. Lander, F. Crupi, and C. Pace, "Matching performance of FinFET devices with fin widths down to 10 nm," Electron Device Lett., vol. 30, pp. 1374-1376, Dec. 2009.