[1] | W. Kruiskamp and D. Leenaerts, “DARWIN: CMOS opampsynthesis by means of a genetic algorithm,” Proc. of IEEE Design Automation Conference, pp. 433– 438, 1995. |
[2] | A. Das and R. Vemuri, “Topology synthesis of analog circuits based on adaptively generated building blocks,” Proc. of IEEEDesign Automation Conference, pp. 44-49, 2008. |
[3] | E. Martens and G. Gielen, “Classification of analog synthesis tools based on their architecture selection mechanisms,” Integr. VLSI J., vol. 41, pp. 238-252, 2008. |
[4] | R. A. Rutenbar, “Analog layout synthesis: what's missing?” Proc. ACM/SIGDA, International Symposium on Physical Design (ISPD), pp.43 -43, 2010. |
[5] | P. Vancorenland, G. V. d. Plas, M. Steyaert, G. Gielen, and W. Sansen, “A layout-aware synthesis methodology for RF circuits,” Proc. of the IEEE International Conference on Computer-Aided Design (ICCAD), pp. 358 - 362, 2001. |
[6] | M. Dessouky, M.-M. Louerat, and J. Porte, “Layout-oriented synthesis of high performance analog circuits,” Proc of the Design, Automation, and Test in Europe (DATE), pp. 53 – 57, 2000. |
[7] | R. A. Rutenbar, “Simulated annealing algorithms: An overview,” IEEE Circuits and Devices Magazine, vol. 5, no. 1, pp. 19-26, 1989. |
[8] | C. De Ranter, B. De Muer, G. Van der Plas, P.Vancorenland, M. Steyaert, G.Gielen and W. Sansen, “CYCLONE: automated design and layout of RF LC-oscillators,” Design Automation Conference, Proceedings, pp. 11 – 14, 2000. |
[9] | A. Agarwal, H. Sampath, V. Yelamanchili and R. Vemuri, “Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits,”Proc. of IEEE Design Automation Conference (DAC), pp. 145 - 150, 2004. |
[10] | M. Ranjan, W. Verhaegen, A. Agarwal, H. Sampath, R. Vemuri and G. Gielen, “Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models,” Proc. of IEEE Design, Automation, and Test in Europe, pp. 604 - 609 vol.1 2004. |
[11] | A. Agarwal and R. Vemuri, “Layout-aware RF circuit synthesis driven by worst case parasitic corners,” Proc. of International Conference on Computer Design (ICCD), pp. 444 - 449, 2005. |
[12] | K. Choi and D. Allstot, “Parasitic-aware design and optimization of a CMOS RF power amplifier,” IEEE Transactions on Circuits and Systems, vol. 53, no. 1, pp.16-25, 2006. |
[13] | X. Wang, S. McCracken, A. Dengi, K. Takinami, T. Tsukizawa and Y. Miyahara, “A novel parasitic-aware synthesis and verification flow for RFIC design,” Proc. of European Microwave Conference, pp. 664 - 667, 2006. |
[14] | R. Schwencker, J. Eckmueller, H. Graeb and K. Antreich, “Automating the sizing of analog CMOS circuits by consideration of structural constraints,” Proc of the Design, Automation, and Test in Europe (DATE), pp. 323 – 327, 1999. |
[15] | H. Habal and H. Graeb, “Constraint-based layout-driven sizing of analog circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 8, pp.1089-1102, August 2011. |
[16] | H. Graeb, S. Zizala, J. Eckmueller and K. Antreich, “The sizing rules method for analog integrated circuit design,” Proc.of IEEE/ACM International Conference on Computer Aided Design, pp. 343 - 349, 2001. |
[17] | R. Schwencker, F. Schenkel, H. Graeb, and K. Antreich, “The generalized boundary curve: acommon method for automatic nominal design centering of analog circuits,” Proc. of the Design, Automation, and Test in Europe (DATE), pp. 42–47, Mar. 2000. |
[18] | K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala, “Wicked: Analog circuit synthesis incorporating mismatch,” Proc. of IEEE Custom Integrated Circuits Conference(CICC), pp. 511–514., May 2000. |
[19] | R. Castro-Lopez, O. Guerra, E. Roca and F. Fernandez, “An integrated layout-synthesis approach for analog ICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 7, pp. 1179 - 1189, 2008. |
[20] | Cadence Design Systems, Inc. http://www.cadence.com/. |
[21] | S. Boyd, S.-J. Kim, L. Vandenberghe and A. Hassibi, “A tutorial on geometricprogramming,”2007.http://stanford.edu/~boyd/papers/gp_tutorial.html. |
[22] | A. A. I. Ahmed and L. Zhang, “Fast parasitic-aware synthesis methodology for high-performance analog circuits,” Proc. of IEEE International Symposium on Circuits and Systems, pp. 2155-2158, 2012. |
[23] | G. Shomalnasab, H. Heys, and L. Zhang, “Analytic modeling of interconnect capacitance in submicron and nanometer technologies,” Proc. IEEE International Symposium on Circuits and Systems, pp. 2553-2556, 2013. |
[24] | W. Gao and R. Hornsey, “A power optimization method for CMOS Op-Amps using sub-space based geometric programming,” Proc. Design, Automation and Test in Europe, pp. 508-513, 2010. |
[25] | Y.-F. Cheng, L.-Y. Chan, Y.-L. Chen, Y.-C. Liao and C.-N. J. Liu, “A bias-driven approach to improve the efficiency of automatic design optimization for CMOS Op-Amps,” Proc. Asia Symposium on Quality Electronic Design, pp. 59--63, 2012. |
[26] | Y.-C. Liao, Y.-L. Chen, X.-T. Cai, C.-N. J. Liu and T.-C. Chen, “LASER: Layout-aware analog synthesis environment on laker,” Proc. ACM international conference on Great lakes symposium on VLSI, pp. 107-112, 2013. |
[27] | Y.-L. Chen, Y.-C. Ding, Y.-C. Liao, H.-J. Chang andC.-N.J. Liu, “A layout-aware automatic sizing approach for retargeting analog integrated circuits,” Proc. Of International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), pp. 1-4, 2013. |
[28] | C.-W. Lin, P.-D. Sue, Y.-T. Shyu and S.-J. Chang, “A bias-driven approach for automated design of operational amplifiers,” Proc. of International Symposium on VLSI Design, Automation, and Test, pp 119-121, 2009. |
[29] | F. Silveira, D. Flandre, and P. G. A. Jespers, “A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-insulator micropower OTA,” IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1314-1319, Sep. 1996. |
[30] | Mentor Graphics, Inc. http://www.mentor.com/. |
[31] | G. Zhang, A. Dengi, R. Rohrer, R. Rutenbar and L. Carley, “A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits,” Proc. of IEEE/ACM Design Automation Conference, pp. 155-158, 2004. |
[32] | Compact Model Council (CMC), “Guidelines for extracting well proximity effect instance parameters,” Version 2.0, March 10, 2006.http://www.si2.org/cmc_index.php. |
[33] | M. V. Dunga, X.-M. (J.) Xi, J. He, W.-D. Liu, K.-Y. M. Cao, X.-D. Jin, J. J. Ou, M.-S. Chan, A. M. Niknejad and C.-M. Hu, “BSIM4.5.0 MOSFET model – user’s manual,” Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Chapters13-15, 2004. |
[34] | T. R. Hook, J. Brown and X. Tian, “Proximity effects and VLSI design,”Proc. of International Conference on Integrated Circuit and Technology, pp. 167-170, 2005. |
[35] | T. B. Hook, J. Brown, P. Cottrell, E. Adler, D. Hoyniak, J. Johnson and R. Mann, “Lateral ion implant straggle and mask proximity effect,” IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1946-1951, Sept.2003. |
[36] | Y.-M. Sheu, S.-J. Yang, C.-C. Wang et al. “Modeling mechanical stress effect on dopant diffusion in scaled MOSFETs,” IEEE Tran. on Electron Devices, vol. 52, no. 1, pp. 30-38, Jan. 2005. |
[37] | P. G. Drennan, M. L. Kniffin and D. R. Locascio, “Implications of proximity effects for analog design,” Proc. of IEEE Custom Integrated Circuits Conference, pp. 169 – 176, 2006. |
[38] | A. F. Abo-ElHadeed, A. Essam, A. M.S. Tosson, A. Ramadan and M. Dessouky, “Location is everything: Improving performance with interactive LDE estimation,” Physical Aware Design Methodology for Analog & Mixed Signal Integrated Circuits on EETimes, Jan. 23, 2012, http://www.eetimes.com/. |
[39] | P. Drennan, R. Silk, J. Cooper, J. Dyck, S. SALLAM and T. L. McConaghy, “Method and system for proximity-aware circuit design,” Solido Design Automation Inc., US8281270 B2, Oct 2, 2012. |
[40] | H.-Y. Lee, F.-W. KUO, C.-S. Yang, Y.-K. Cheng and J.-F. Kuan, “System and method for reducing layout-dependent effects,” Taiwan Semiconductor Manufacturing Co., Ltd., US8621409 B2,Dec 31, 2013. |
[41] | J.-Y. Xue, Y.-D. Deng, Z.-C. Ye, H.-R Wang, L. Yang and Z.-P. Yu, “A framework for layout-dependent STI stress analysis and stress aware circuit optimization,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, pp.498 – 511, March 2012. |
[42] | Y. Zhang, B. Liu, B. Yang, J. Li and S. Nakatake, “CMOS Op-Amp circuit synthesis with geometric programming models for layout dependent effects,” Proc. of IEEE International Symposium Quality Electronic Design (ISQED), pp. 464 – 469, March, 2012. |
[43] | A. B. Kahng, P. Sharma and R. O. Topaloglu, “Exploiting STI stress for performance,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and System, vol. 27, no. 7,pp. 83-90, July 2008. |
[44] | J.-H. Bu, J.-S. Bi, X.-J. Ma, J.-J Luo, Z.-S. Han and H.-G Cai, “A compact model for the STI y-stress effect on deep submicron PDSOI MOSFETs,” Proc. of IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1-3, 2012. |
[45] | Y.-J. Yu, W.-J. Li and X. Fang, “A study of STI stress impact on DC performance of nano-scale NMOS,” Proc. of IEEE 11th International Conference of Solid-State and Integrated Circuit Technology (ICSICT), 2012. |
[46] | Calibre^{®}xRC, a Parasitic Extraction Tool, Mentor Graphics. http://www.mentor.com/products/ic_nanometer_design/verification-signoff/circuit-verification/calibre-xrc/. |