[1] | B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. Boston, MA: McGraw-Hill, 2000. |
[2] | T.H. Ning, "Directions for silicon technology as we approach the end of CMOS scaling," in Proc. IEEE Conf. Solid-State Inte. Circuit Tech. (ICSICT), Shanghai, China, Nov. 2010, pp. 3-3. |
[3] | I.A. Young, "Analog mixed-signal circuits in advanced nano-scale CMOS technology for microprocessors and SoCs," in Proc. IEEE European Solid-State Circuits Conf. (ESSCIRC)< br />, Seville, Spain, Sep. 2010, pp. 61-70. |
[4] | B.J. Blalock, P.E. Allen and G. Rincon-Mora, "Designing 1-V op amps using standard digital CMOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, pp. 769-780, 1998. |
[5] | E. Consoli, G. Giustolisi and G. Palumbo, "An accurate ultra-compact I–V model for nanometer MOS transistors with applications on digital circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 1, pp. 159-169, 2012. |
[6] | T. Morshed , W. Yang , M. Dunga , X. Xi , J. He , W. Liu , Kanyu , M. Cao , X. Jin , J. Ou , M. Chan , A. Niknejad and C. Hu. BSIM4.6.4 MOSFET model [Online]. available: http://www-device.eecs.berkeley.edu/~bsim3/BSIM4/BSIM464/BSIM464_Manual.pdf. |
[7] | B. Toole, C. Plett and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region in MOSFETs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 2, pp. 319-328, 2004. |
[8] | Haoran Yu, K. El-Sankary, and E. El-Masry, "A methodology to design bulk-driven mixer with harmonic mixing rejection," Analog Integrated Circuits and Signal Processing, vol. 77, no. 3, pp. 503-511, 2013. |
[9] | T. Sakurai and A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, 1990. |
[10] | T. Sakurai and A.R. Newton, "A simple MOSFET model for circuit analysis," IEEE Trans. Electron Devices, vol. 38, no. 4, pp. 887-894, Apr. 1991. |
[11] | M.M. Mansour, M.M. Mansour and A. Mehrotra, "Modified Sakurai-Newton current model and its applications to CMOS digital circuit design," in Proc. IEEE Comput. Society Annu. Symp. VLSI, Tampa, Florida, Feb. 2003, pp. 62-69. |
[12] | N. Chandra, A. Kumar Yati and A.B. Bhattacharyya, "Extended-Sakurai-Newton MOSFET model for ultra-deep-submicrometer CMOS digital design," in Proc. Int. Conf. VLSI Design, New Delhi, India, Jan. 2009, pp. 247-252. |
[13] | R.A. Baki, T.K.K. Tsang and M.N. El-Gamal, "Distortion in RF CMOS short-channel low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. 54, no. 1, pp. 46-56, Jan. 2006. |
[14] | Haoran Yu, K. El-Sankary, and E. El-Masry, "Distortion analysis of nano-scale CMOS RF amplifier using Volterra series," in Proc. of Canadian Conf. Electrical and Computer Engineering (CCECE), Toronto, Canada, May, 2014, pp. 1-4. |
[15] | Haoran Yu, K. El-Sankary, and E. El-Masry, "Distortion analysis using volterra series and linearization technique of nano-scale bulk-driven CMOS RF amplifier," IEEE Trans. Circuits Sys. I: Reg. Papers, accepted. |
[16] | R.A. Baki, T.K.K. Tsang and M.N. El-Gamal, "Distortion in RF CMOS short channel low noise amplifiers," in Proc. IEEE Int. NEWCAS Conf., Jun. 2005, pp. 369-372. |
[17] | P. Wambacq and W. Sansen, Distortion analysis of analog integrated circuits, 1st ed. Boston, MA: Kluwer Academic Publishers, 1998. |