[1] | International Technology Roadmap for Semiconductors (ITRS),” 2007.[Online]. Available: http://public.itrs.net |
[2] | Kuen-Jong Lee; Jih-Jeen Chen; Cheng-Hua Huang; , "Broadcasting test patterns to multiple circuits," Computer - Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.18, no.12, pp.1793-1802, Dec 1999 |
[3] | Luca Benini, Alberto Macii, Enrico Macii, “Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 19, NO. 9, pp.969-979, September 2000 |
[4] | Yazdan Aghaghiri, Farzan Fallah, Massoud Pedram, “Irredundant Address Bus Encoding for Low Power”, ’01, August 6-7, 2001, Huntington Beach, CA. |
[5] | M. R. Stan and W. P. Burleson, “Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, pp. 49–58, Mar. 1995 |
[6] | Luca Benini, , Enrico Macii,, G.D. Macii,D.Scuito Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, IEEE/ ACM Great Lakes Symposium on VLSI, pp. 77–82, March 1997. |
[7] | Y.Shin, S.I.Chae and K.Choi, “Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems”, IEEE Trans. On VLSI Systems, April 2001, vol. 9, pp377-383. |
[8] | Youngsoo Shin; Kiyoung Choi , “Narrow bus encoding for low power systems”, Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific , 2000 , Page(s): 217 -220 |
[9] | Sangkwon Na, Sung Yang, and Chong-Min Kyung Low - Power Bus Architecture Composition for AMBA AXI Journal of Semiconductor Technology and Science June. 2009, Vol.9, No.2 pp 75-79 |
[10] | A. Sathish ,M. Madhavi Latha, K. Lal kishore Efficient Switching Activity Reduction Technique for Fault Tolerant Data Bus International Journal of Computer Applications Volume 36– No.12, December 2011 pp 7-11 |
[11] | P. K. Saraswat, G. Haghani, and A. K. Bernard, “A low power design of gray and T0 codecs for the address bus encoding for system level power optimization,” 2005 |
[12] | Rao, R.R.; Deogun, H.S.; Blaauw, D.; Sylvester, D.; , "Bus encoding for total power reduction using a leakage-aware buffer configuration," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.13, no.12, pp.1376-1383, Dec. 2005 |
[13] | J. Gu and H. Gui, “An Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction,” EURASIP Journal on Embedded Systems, vol.2009, article ID 973976, 2009.Pages 1-10 |
[14] | Ramprasad, S.; Shanbhag, N.R.; Hajj, I.N. , “A coding framework for Low-power address and data busses “, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume: 7 2, June 1999, Page(s): 212 -221 |
[15] | M. Nourani, M. Tehranipoor and N. Ahmed, “Low-Transition Test Pattern Generation for BIST-Based Applications,” IEEE Transactions on Computers, vol. 57, no. 3, pp. 303-315, March 2008. |
[16] | Ioannis Voyiatzis, “Embedding test patterns into Low-Power BIST sequences,” 13th IEEE International On-Line Testing Symposium IOLTS 2007. |
[17] | Y. Aghaghiri, F. Fallah, M. Pedram, "ALBORZ: Address Level Bus Power Optimization," International Symposium on Quality Electronic Design (ISQED), California, Mar. 2002. Also in International Workshop on Logic and Synthesis (IWLS), California, June 2001. |
[18] | Y. Aghaghiri, F. Fallah, M. Pedram, "EZ: A Class of Irredundant Low Power Codes for Data-Address and Multiplexed Address Buses," Design Automation and Test in Europe (DATE), France, Mar. 2002. |
[19] | Rochit, R.: System-on-a-Chip: Design and Test, pp. 155–177. Artech house. Inc.,Norwood (2000) |
[20] | Khan, Z.; Arslan, T.; Erdogan, A.T.; "Low power system on chip bus encoding scheme with crosstalk noise reduction capability," Computers and Digital Techniques, IEE Proceedings - , vol.153, no.2, pp. 101- 108, 6 March 2006 |
[21] | Hadi Parandeh-Afshar, Mohsen Saneei, Ali Afzali-Kusha, Massoud Pedram: Fast INC-XOR codec for low-power address buses. IET Computers & Digital Techniques 1(5): 625-626 (2007) |
[22] | Ghoneima, M., Ismail, Y., Khellah, M.M., Tschanz, J. and De, V.(2009). Serial-Link Bus: A Low-Power On-Chip Bus Architecture. IEEE Transactions on Circuits and Systems I . 56(9):2020-2032 |
[23] | Sinha, S., Kar, R. and Bhattacharjee, A.K. Bus Encoding Technique Using Forbidden Transition Free Algorithm for Cross-Talk Reduction for On-chip VLSI Interconnect. Proceedings of International Conference on Advances in Computer Engineering (ACE).pp.256-258. 2010. |
[24] | Rao, J.V.; Rao, P.S., "Design and implementation of efficient CODECs for on-chip buses to reduce both crosstalk delay and power dissipation," Computing and Communication Systems (NCCCS), pp.1,5, 21-22 Nov. 2012 |