[1] | C. Toumazou, F.J.Lidgey, D. Laigh, “Analogue IC Design: The Current-mode approach”, book published Peter Peregrinus Ltd., ISBN 0 86341 297 1, 1990. |
[2] | F. Yuan, “CMOS Current-mode circuits for Data Communications”, Analog Circuits and Signal Processing series XVIII, Springer, ISBN 978-0-387-47691-9, 2007. |
[3] | J. Wong, “Current-feedback opamps extend high-frequency performance”, Electron Design news, pp. 211-215, Oct, 1989. |
[4] | S. A. Mahmoud, A.H.Madian, A.M.Soliman, “Low-voltage CMOS Current-feedback Operational Amplifier and its application”, ETRI Journal, Vol.29, no. 2, pp. 212-218, April, 2007. |
[5] | K. N. Salama and A. M. Soliman, “CMOS operational transresistance amplifier for analog signal processing applications,” Microelectronics Journal, Vol. 30, pp. 235–245, 1999. |
[6] | D. Norton and A. Podell, “Transistor Amplifier with Impedance Matching Transformer,” U.S. Patent 3,891,934, June 1975. |
[7] | J. Chen, H. Tsao, and C. Chen, “Operational transresistance amplifier using CMOS technology”, Electron. Lett., vol. 28, no. 22, pp. 2087-2088, Oct. 1992. |
[8] | H. Barthelemy, I. Koudobine, D. V. Landeghem,” Bipolar Low power Operational Transresistance Amplifier based on First generation Current conveyor”, IEEE Transactions on Circuit and systems-II, Analog and digital Processing, Vol. 48, no. 6, pp.620-625, June 2001. |
[9] | A. Duruk, E. O. Güneş, H. Kuntman, “A new low voltage CMOS differential OTRA for sub-micron Technologies”, AEU: International Journal of Electronics and Communications, Vol.61, 291-299, 2007. |
[10] | S. Kilinc, K.N.Salam, U. Cam, “Realization of fully controllable negative inductance with single operational transresistance amplifier”, Circuit systems signal processing, Vol.25, no.1, pp. 47-57, 2006. |
[11] | K. N. Salama and A. M. Soliman, “CMOS operational transresistance amplifier for analog signal processing applications,” Microelectronics Journal, Vol. 30, pp. 235–245, 1999. |
[12] | H.O. Elwan, A. M. Soliman, and M. Ismail, “A CMOS Norton amplifier based digitally controlled VGA for low power wireless applications”, IEEE Trans. Circuits Syst. II, vol. 48, no. 3, pp. 460-463, March 2001. |
[13] | K. N. Salama and A. M. Soliman, “Novel oscillators using the operational transresistance amplifier”, Microelectronics J., vol.31, pp. 39-47, 2000. |
[14] | M Massarotta, A. Carlosena, A.JL-Matin, “Two stage differential charge and transresistance amplifier”, IEEE transaction on Instrumentation and measurements, Vol. 57, No.2, pp.309-320, Feb 2008. |
[15] | K.N. Salama, A.M. Soliman, “Universal filters using the operational transresistance amplifiers”, AEU-International Journal of Electronics and Communications, Vol. 53, pp. 49-52, 1999. |
[16] | V. Piewriya, A Julprapa, “Current tunable CMOS Operational Transresistance Amplifier”, IEEE symposium on Industrial electronics, Vol.2, pp.1328-1338, 2001. |
[17] | A.K. Kafrawvy, A.M. Soliman, “New CMOS operational transresistance Amplifier,” International conference on microelectronics, pp.31-34, Dec, 2008. |
[18] | N.I. Khachab, S.M. Naeim,” Fourth order filter structure using operational trans-resistance amplifier,” International Conference on microelectronics, pp1-4, Dec 2011. |
[19] | C.Cakir, U.Cam, O.Cicekoglu, “Novel All pass filter configuration employing single OTRA,” IEEE transaction on circuit and systems-II, Vol. 52, No.3, pp. 122-126, March, 2005. |
[20] | R Pandey, N pandey, M bothra, S.K Paul, “ Operational transresistance Amplifier-based Multiphase sinusoidal oscillator,” Journal of Electrical and Computer Science, Vol. 20011, Article Id 586853, pp1-8, 2011. |
[21] | Y.K.Lo, H.C.Chein, “Current-mode monostable Multivibrator using OTRA”, IEEE Transaction on Circuit and system-II, Vol.53, No.11, pp.1274-1278, Nov 2006. |
[22] | Y.K.Lo, H.C.Chein, “Switch-controlled OTRA based square/Triangular waveform generator,” IEEE Transaction on Circuit and system-II, Vol.54, No.12, pp.1110-1114, Dec 2007. |
[23] | Y.S. Hwang, D.S.Wu, J.J. Chen, C.C. Shih, W.S. Chou, “Design of current mode MOSFET-C filters using OTRAs”, International Journal of Circuit Theory and Applications, Vol. 37, pp. 397-411, 2009. |
[24] | A. Gokcen, S. Kilince, U. Cam, “Fully integrated universal biquads using operational transresistance amplifier with MOS-C realization”, Turk Journal on Electrical Engineering and Comp Science, Vol. 19, No.3, pp.363-373, 2011. |
[25] | R. Pandey, S. Chitranshi, N. Pandey, C. Shekhar, “Single OTRA based PD Controllers”, International Journal of Engineering Science & Technology,” Vol.4, no.4, pp. 1426-1437, April 2012. |
[26] | P. Hasler and J. Dugger, “An analog floating-gate node for supervised learning,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 5, pp. 834–845, 2005. |
[27] | P. Brady and P. Hasler, “Offset compensation in flash ADCs using floating–gate circuits,” in IEEE Proceedings of the International Symposium on Circuits and Systems, pp. 6154–6157, 2005. |
[28] | G.Kapur, S.Mittal, C.M.Markan, V.P.Pyara, “To develop a design methodology for an Analog Field Programmable CMOS Current Conveyor”, proceedings of IEEE student conference SCES 2012, MNNIT, Allahabad, 16th -18th March, 2012. |
[29] | G. Kapur, S. Mittal, C.M.Markan, V.P.Pyara, “A Unique Design Methodology to generate reconfigurable Analog ICs with simplified Design Cycle.” Proceeding of an International Workshop for Unique Chips and systems, in conjunction with IEEE HPCA-2012, New Orleans, Louisiana, USA, 25-29th Feb, pp. 28-33, 2012. |
[30] | G.Kapur, C.M.Markan, “Design Methodology for Analog Circuit Designs using Proposed Field Programmable Basic Analog Building Blocks”, proceedings of IEEE (CAS) conference Field Programmable Technology, FPT’11, IIT Delhi, 12th to 14th Dec, 2011. |
[31] | D. W. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, “Indirect programming of floating-gate transistors,” in Proceedings of the IEEE International Symposium on Circuits and Systems, May, (2005), pp. 2172 – 2175. |
[32] | K. Rahimi, C. Diorio, C. Hernandez, M.D.Brockhausen, “A Simulation model for floating gate MOS synapse transistors,” IEEE International Symposium on Circuit and Systems, (2002), vol. 2, pp. 532-535. |
[33] | Y.L.Wong, M.H Cohen, P.A.Abshire,” A 1.2 GHz adaptive floating gate comparator with 13-bit resolution”, IEEE proceeding of conference ISCAS, vol.6, pp. 6146-49, 2005. |
[34] | D.M.Binkey, C.E. Hopper, S.D.Tucker, B.C .Moss, J.M.Rochelle, D.P.Foty, “A CAD Methodology for optimizing transistor current and sizing in Analog CMOS Design”, IEEE Transaction on computer-aided design of integrated circuits and systems, Vol.22, no.2, pp. 225-238, Feb, 2003. |
[35] | Lee, E.K.F. Gulak, P.G. “A CMOS field-programmable analog array “. Solid-State Circuits, IEEE Journal of , Volume: 26 Issue: |
[36] | 12, pp. 1860 –1867, Dec. 1991. |
[37] | E.K.F Lee, P.G Gulak, “Field programmable analogue array based on MOSFET transconductors”, Electronics Letters, Vol. 28, Issue 1, pp. 28 – 29, 1992. |
[38] | S. Mahmoud, “Digitally Controlled CMOS Balanced Output Transconductor and Application to Variable Gain Amplifier and Gm-C Filter on Field Programmable Analog Array”, Journal of Circuits, Systems and Computers, Vol.14¸ pp. 667 –684, 2005. |
[39] | J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, Y. Manoli, “ A Field-Programmable Analog Array of 55 Digitally Tunable OTAs in a Hexagonal Lattice”, IEEE Journal of Solid-State Circuits, Vol. 43, pp. 2759–2768, 2008. |
[40] | J.Y.Song, J.D.Lee, Y.J.Park, B.G.Park, “70nm impact-ionization metal-oxide semiconductor (I-MOS) devices integrated with tunneling field-effect transistors (TFETs)”, IEEE International electron devices meeting, pp. 955-958,Dec 2005. |
[41] | P. Richman, N.Y.James, “Method of modifying electrical characteristics of MOS devices using ion-implantation”, US Patent, App. No. 750,368, Dec 1976. |
[42] | T. Shibata and T.ohmi, “A functional MOS transistor featuring gate-level weighted sum and threshold operations”, IEEE Transaction on Electron Devices”, Vol. 39, No.6, pp. 1444-1455., 1992. |
[43] | P. Hasler, T.S. Lande, “Special issue on floating-gate devices, circuits and systems”, IEEE Journal of Circuits and Systems, Vol. 48, No.1, Jan 2001. |
[44] | G. Serrano, P. Smith, H. Lo, R.Chawla, T. Hall, C.Twigg, P. Halser, “Automatic rapid programming of large arrays of floating-gate elements”, proceeding of the International symposium on Circuits and Systems, Vancouver, May 2004. |
[45] | A. Bandhyopadhyay, G. Serrano, P. Halser,” Programming analog computational memory elements to 0.2 percent accuracy over 3.5 decades of currents”, proceeding of the International symposium on Circuits and Systems, Kobe, Japan, May 2005. |