[1] | Scott Thompson, Paul Packan, Mark Bohr “MOS Scaling: Transistor Challenges for the 21st Century” Intel Technology Journal, vol. 2, issue 3, 1998. |
[2] | C. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, “A Comparative study of advanced MOSFET concepts,” IEEE Transactions on Electron Devices, vol. 43, p. 1742, Oct. 1996. |
[3] | Colinge J.P. Multiple-gate SOI MOSFETs. Solid State Electron,48(6):897–905, 2004. |
[4] | A. Chaudhry, M.J. Kumar, Controlling short-channel effects in deep submicron SOI MOSFETS for improved reliability: a review, IEEE Transaction Device Material Reliability, 4 (3), 99–109, 2004. |
[5] | K. Suzuki, Y. Tosaka, T. Tanaka, H. Horie, Y. Arimoto, Scaling theory of double-gate SOI MOSFET’s, IEEE Transactions on Electron Devices, 40 (12) , 2326–2329, 1993. |
[6] | S. Venkatesan, G.W. Neudeck, R.F. Pierret, Dual gate operation and volume inversion in n-channel SOI MOSFET’s, IEEE Electron Device Letter, 13 (1), 44–46, 1992. |
[7] | T. Tosaka, K. Suzuki, H. Horie, T. Sugii, Scaling-parameter dependent model for sub threshold swing S in double-gate SOI MOSFET’s, IEEE Electron Device Letter, 15 (11), 466–468, 1994. |
[8] | Lu H, Taur Y. An analytical potential model for symmetric and asymmetric DG MOSFETs. IEEE Transactions on Electron Devices,53(5):1161–8, 2006. |
[9] | Biswajit Ray and Santanu Mahapatra, Modeling of Channel Potential and Sub threshold Slope of Symmetric Double-Gate Transistor, IEEE Transactions on Electron Devices, vol. 56, no. 2, 2009 |
[10] | D.J. Frank, R.H. Dennard, E. Nowak, D.M. Solomon, Y. Taur, H. Wong, Device scaling limits of Si MOSFETs and their application dependencies, Proc. IEEE 89 (3), 259–288, 2001. |
[11] | Long W, Ou H, Kuo J, Chin KK. Dual-material gate (DMG) field effect transistors. IEEE Transactions on Electron Devices,46(5): 865–70, 1999. |
[12] | Chaudhry A, Jagadesh Kumar M. Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET. IEEE Transactions on Electron Devices,51(9):1463–7, 2004. |
[13] | Kirti Goel, Manoj Saxena, Mridula Gupta and R. S. Gupta “Modeling and Simulation of a Nanoscale Three-Region Tri-Material Gate Stack (TRIMGAS) MOSFET for Improved Carrier Transport Efficiency and Reduced Hot-Electron Effects” IEEE Transactions on Electron Devices, 53(7), 1623-33, 2006. |
[14] | Mei-Li Chen, Wen-Kai Lin and Shih-Fang Chen “A New Two-Dimensional Analytical Model for Nanoscale Symmetrical Tri-Material Gate Stack Double Gate Metal–Oxide–Semiconductor Field Effect Transistors” Japanese Journal of Applied Physics, vol. 48 ,p104503-1, 2009. |
[15] | Pedram Razavi, Ali A. Orouji, “Nanoscale Triple Material Double Gate (TM-DG) MOSFET for Improving Short Channel Effects” , International Conference on Advances in Electronics and Micro-electronics,2008 |
[16] | C. Hu, “Gate oxide scaling limits and projection,” in IEDM Tech. Dig., pp. 319–322, 1996. |
[17] | B. Cheng, M. Cao, P. V. Voorde, W. Greene, H. Stork, Z. Yu, and J. C. S. Woo, “Design considerations of high-K gate dielectrics for sub-0.1-μm MOSFET’s,” IEEE Transactions on Electron Devices, vol. 46, no. 1, pp. 261–262,1999. |
[18] | A. Inani, R. V. Rao, B. Cheng, and J. Woo, “Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs,” Japanese Journal of Applied Physics, vol. 38, no. 4B, pp. 2266–2271, 1999. |
[19] | Bin Yu, Clement H. J. Wann, Edward D. Nowak, Kenji Noda and Chenming Hu “Short-Channel Effect Improved by Lateral Channel-Engineering in Deep-Submicronmeter MOSFET’s” IEEE Transactions on Electron Devices, vol. 44,p- 627,1997. |
[20] | Kranti A, Chung TM, Flandre D, Raskin JP. Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications. Solid State Electronics, 48:947–59, 2004. |
[21] | Borse DG, Manjula Rani KN, Jha Neeraj K, Chandorkar AN, Vasi J, Ramgopal Rao V, et al. Optimization and realization of sub-100-nm channel length single halo p-MOSFETs. IEEE Transactions on Electron Devices, 49(6):1077–8, 2002. |
[22] | G. Venkateshwar Reddy, M. Jagadesh Kumar”Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study, Microelectronics Journal, vol-35, p-761–765, 2004. |
[23] | Zunchao Li, Yaolin Jiang, Lili Zhang. A single-halo dual-material gate SOI MOSFET. In: IEDST, p. 66–9, 2007. |
[24] | Chakraborty S, Mallik A, Sarkar CK, Ramgopal Rao V. Impact of halo doping on the subthreshold performance of deep-sub micrometer CMOS devices and circuits for ultralow power analog/mixed signal applications. IEEE Transactions on Electron Devices, 54(2):241–8, 2007. |
[25] | ATLAS manual: SILVACO Int. Santa Clara, 2008. |