[1] | E. Sanchez-Sinencio and J. Silva, “CMOS transconductance amplifiers, architectures and active filters: A tutorial,” Proc. IEE Circuits, Devices Syst., vol. 147, pp. 3–12, 2000. |
[2] | E. Rodríguez-Villegas, A. Yúfera, and A. Rueda, “A 1-V micropower log-domain integrator based on FGMOS transistors operating in weak inversion,” IEEE Solid-state Circuits, vol. 39, pp. 256-259, April 2004. |
[3] | R. Pandey, and M. Gupta, “Low voltage squarer using floating gate MOSFET,” International Journal of Electrical and Computer Engineering, vol. 4, pp. 600-603, 2009. |
[4] | S. Vlassis and S. Siskos, “Design of voltage-mode and current-mode computational circuits using floating-gate MOS transistors,” IEEE Trans. Circuits and Systems-I , vol. 51, pp. 329-341, Feb 2004. |
[5] | C. Huang and S. Chakrabartty, “An asynchronous analog self-powered CMOS sensor-data-logger with a 13.56 MHz RF programming interface,” IEEE Solid-state Circuits, vol. 47, pp. 476–489, Feb. 2012. |
[6] | A. Mourabit, G.-N. Lu, and P. Pittet, “Wide-linear-range subthreshold OTA for low-power, low-voltage, and low-frequency applications,” IEEE Trans. Circuits and Systems-I, vol. 52, pp. 1481-1488, August 2005. |
[7] | I. Navarro, A. Lopez-Martin, C. A. Cruz, and A. Carlosena, “A Compact four-quadrant floating-gate MOS multiplier,” Analog Integrated Circuits and Signal Processing, vol. 41, pp. 159–166, 2004. |
[8] | Y. Berg, “Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors,” IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp. 93-98, NJ, USA, 2010 |
[9] | P. Hasler, , P. D. Smith, D. Graham, R. Ellis and D. V. Anderson, “Analog floating-gate, on-chip auditory sensing system interfaces,” IEEE Sensors Journal, vol. 5, pp. 1027-1034, Oct. 2005. |
[10] | A. Marzaki, V. Bidal, R. Laffont,W. Rahajandraibe, J.-M. Portal, E. Bergeret, and R. Bouchakour,, “Tunable A novel Dual-Control-Gate Floating Gate Transistor used in VCO application,” International Semiconductor Device Research Symposium, ISDRS, MD, USA. 2011. |
[11] | J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, and Y. Manoli, “A field-programmable analog array of 55 digitally tunable OTAs in a hexagonal lattice,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2759–2768, Dec. 2008. |
[12] | J. Ramírez-Angulo and A. Lopez, “MITE circuits: the continuous-time counterpart to switched-capacitor circuits,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 45–55, Jan. 2001. |
[13] | Thomas L. Flyod, Electronic Devices, Pearson Prentice Hall, New Jersey, 2005. |