[1] | S.Y. Cha, “DRAM Technology - History & Challenges”, IEDM short course, 2011. |
[2] | S.-M. Hwang, S. Banna, C. Tang, S. Bhardwaj, M. Gupta, T. Thurgate, D. Kim, J. Kwon, J.-S. Kim, S.-H. Lee, J.-Y. Lee, S.-J. Chung, J.-W. Park, S.-W. Chung, S.-H. Cho, J.-S. Roh, J.-H. Lee, M. Van Buskirk, S.-J. Hong,” Offset Buried Metal Gate Vertical Floating Body Memory Technology with Excellent Retention Time for DRAM Application”, VLSI Tech. Dig., pp. 172-173, 2011. |
[3] | I. Ban, Uygar E. Avci, David L. Kencke and Peter L.D. Chang, “A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOX for 16-nm Technology Node and Beyond”, VLSI Tech. Dig., pp. 92-93, 2008. |
[4] | S. Okhonin, M. Nagoga, J. M. Sallese, and P. Fazan,” A capacitor-less 1T-DRAM cell”, Elec. Dev. Let., 02, Vol. 23, No. 2, pp. 85-87. |
[5] | R. Ranica, A. Villaret, P. Malinge, G. Gasiot, P. Mazoyer, P. Roche, P. Candelier, F. Jacquet, P. Masson, R. Bouchakour, R. Fournel, J. P. Schoellkopf, and T. Skotnicki,” Scaled 1T-Bulk devices built with CMOS 90nm technology for low-cost eDRAM applications”, in VLSI, 2005, pp. 38–39. |
[6] | N. Collaert, M. Aoulaiche, B. De Wachter, M. Rakowski, A. Redolfi, S. Brus, A. De Keersgieter, N. Horiguchi, L. Altimime and M. Jurczak,” A low-voltage biasing scheme for aggressively scaled bulk FinFET 1T-DRAM featuring 10s retention at 85°C” in VLSI, 2010, p-p. 161 – 162. |
[7] | S. Okhonin, M. Nagoga, E. Carman, R. Beffa, E. Faraoni,” New Generation of Z-RAM”, in IEDM, 2007, pp. 925-926. |
[8] | N. Z. Butt, M. A. Alam ,”Scaling Limits of Double-Gate and Surround-Gate Z-RAM Cells”, TED, 2007, Vol. 54, NO. 9, pp. 2255-2262. |
[9] | N. Collaert, M. Aoulaiche, M. Rakowski, A. Redolfi, B. De Wachter, J. Van Houdt, and M. Jurczak,” Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell”, EDL, 2009, Vol. 30, No. 12, pp. 1377-1379. |
[10] | M. Bawedina, S. Cristoloveanu, D. Flandre, F. Udrea,” Floating-Body SOI Memory: Concepts, Physics and Challenges”, ECS Trans. 2009, 19 (4) 243-256. |
[11] | C.-E. Daniel Chen, M. Matloubian, R. Sundaresan, B.-Y. Mao, C.-C. WEI, G.-P. Pollack, “Single-Transistor Latch in SO1 MOSFET’s, Elec. Dev. Lett.,1988, Vol. 9, No. 12., pp.636-638. |
[12] | J-Y Choi, J. Fossum,”Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's“, TED, 1991, Vol.38, No.6, p-p1384-1391. |
[13] | S.M. Sze, 2nd Edition, New York, Wiley & sons, 1981, pp.484-485. |
[14] | J. Pretet, N. Subba, D. Ioannou, S. Cristoloveanu, W. Maszara, C. Raynaud,”Explaining the reduced floating body effects in narrow channel SO1 MOSFETs” 2001, SOI Conference pp.25-26. |
[15] | A.Acovic, G. La Rosa and Y.-C. SUN, “A review paper of hot-carrier degradation mechanisms in MOSFETs”, Micro. elec. Reliab.,1996, Vol. 36, No. 7/8, pp. 845-869. |
[16] | K.R. Mistry, D.B. Krakauer, and B.S. Doyle,”Impact of snapback-induced hole injection on gate oxide reliability of N-MOSFETs“, EFL. 1990, Vol.11, No.10, p-p.460-462. |
[17] | P. Hermans, J. Witters, G. Groeseneken, H. Maes,” Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation“, TED. 1989, Vol. 36, No. 7.p-p.1318-1335. |
[18] | M. Aoulaiche, N. Collaert, R. Degraeve, Z. Lu, B. De Wachter,G. Groeseneken, M. Jurczak, L. Altimime,” BJT-Mode Endurance on a 1T-RAMBulk FinFET Device” EDL, Vol. 31, No. 12, 2010, p-p.1380-1382 |
[19] | D. Burnett, C. Hu, "Modeling Hot-Carrier Induced Base Leakage in Polysilicon Emitter Bipolar Transistors," Trans. on Elect. Dev., 1988, Vol. 35, No. 12, pp. 2238-2247. |
[20] | A. Neugroschel, C-T. Sah, M. S. Carroll,” Degradation of bipolar transistor current gain by hot holes during reverse emitter-base bias stress“,TED, Vol. 43, No. 8, 1996, p-p. 1286-1290. |
[21] | M.Aoulaiche, G. Groeseneken, H. Maes,” Bias |
[22] | -Temperature-Instability in MOSFETs with high-k dielectrics”, LAP Lamber Academic Publishing AG & Co.KG, 2010, pp.151-157. |
[23] | Jin-Woo Han, Jiye Lee, Donggun Park, and Yang-Kyu Choi,” Body Thickness Dependence of Impact Ionization in a Multiple-Gate FinFET”, Elec. Dev. Lett. 2007, Vol. 28, No. 7, pp.625-627. |
[24] | J- W. Han, S- W. Ryu, Ch. Kim, S. Kim, M. Im, S. J. Choi, J. S. Kim, K. H. Kim, G. S. Lee, J.S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y-K. Choi, “A Unified-RAM (URAM) Cell for Multi-Functioning Capacitorless DRAM and NVM” in IEDM, 2007, pp. 929-932. |
[25] | J.-W. Han and Y.-K. Choi, ”Biristor—Bistable Resistor Based on a Silicon Nanowire”, Elec. Dev. Lett., 2010, Vol. 31, No. 8, pp. 797-799. |