[1] | M. Jurczak, N. Collaert, A. Veloso, T. Hoffmann, and S. Biesemans, “Review of FINFET technology,” in Proc. 2009 Int. SOI Conference, 2009, pp. 1-4. |
[2] | B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-H. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, “FinFET scaling to 10nm gate length,” in Tech. Dig. 2002 Int. Electron Devices Meeting, 2002, pp. 251-254. |
[3] | S. Put, E. Simoen, M. Jurczak, M. Van Uffelen, P. Leroux, and C. Claeys, “Influence of fin width on the total dose behavior of p-Channel bulk MuGFETs,” Electron Device Lett., vol. 31, pp. 243-245, Mar. 2010. |
[4] | N. Collaert, A. De Keersgieter, K. G. Anil, R. Rooyackers, G. Eneman, M. Goodwin, B. Eyckens, E. Sleeckx, J.-F. de Marneffe, K. De Meyer, P. Absil, M. Jurczak, and S. Biesemans, “Performance improvement of tall triple gate devices with strained SiN layers,” Electron Device Lett., vol. 26, pp. 820-822, Nov. 2005. |
[5] | N. Serra and D. Esseni, “Mobility enhancement in strained n-FinFETs: basic insight and stress engineering,” IEEE Trans. Electron Devices, vol. 57, pp. 482-490, Feb. 2010. |
[6] | M. Sinha, R. T. P. Lee, E. F. Chor, and Y.-C. Yeo, “Contact resistance reduction technology using aluminum implant and segregation for strained p-FinFETs with silicon-germanium source/drain,” IEEE Trans. Electron Devices, vol. 27, pp. 1279-1286, Jun. 2010. |
[7] | M. Shrivastava, M. S. Baghini, D. K. Sharma, and V. R. Rao, “A novel bottom spacer FinFET structure for improved short-channel, power-delay, and thermal performance,” IEEE Trans. Electron Devices, vol. 57, pp. 1287-1294, Jun. 2010. |
[8] | S. Mil’shtein, “Shaping electric field in heterostructure transistors,” Microelectronics J., vol. 36, pp. 319-322, Mar.-Jun. 2005. |
[9] | S. Mil’shtein and J. Palma, “Heterostructure transistor with tunable gate bias,” Microelectronics J., vol. 36, pp. 301-303, Mar.-Jun. 2005. |
[10] | S. Mil’shtein, S. Nabokin, and S. Sui, “Tailored field in multigate FETs,” U.S. Patent 6 037 830, Mar. 14, 2000. |
[11] | S. Mil'shtein, “Novel phenomena in transistor with tailored field,” in Proc. 21st Int. Conf. Physics Semiconductors, 1992, pp. 1665-1668. |
[12] | V. Kilchytska, N. Collaert, R. Rooyackers, D. Lederer, J.-P. Raskin and D. Flandre, “Perspective of FinFETs for analog applications,” in Proc. 34th European Solid-State Device Research Conf., 2004, pp. 65-68. |
[13] | P. Wambacq, B. Verbruggen, K. Scheir, J. Borremans, M. Dehan, D. Linten, V. De Heyn, G. Van der Plas, A. Mercha, B. Parvais, C. Gustin, V. Subramanian, N. Collaert, M. Jurczak, and S. Decoutere, “The potential of FinFETs for analog and RF circuit applications,” IEEE Trans. Circuits Syst.I: Reg. Papers, vol. 54, pp. 2541-2551, Nov. 2007. |
[14] | B. Parvais, V. Subramanian, A. Mercha, M. Dehan, P. Wambacq, W. Sanssen, G. Groeseneken, and S. Decoutere, “FinFET technology for analog and RF circuits,” in Proc. 2007 IEEE Int. Conf. on Electronics, Circuits and Systems, 2007, pp. 182-185. |
[15] | D. Fried, E. J. Nowak, J. Kedzierski, J. S. Sunster, and K. T. Kornegay, “A fin-type independent-double-gate NFET,” in Dig. 61st Device Research Conf., 2003, pp. 45-46. |
[16] | A. Datta, A. Goel, R. T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, “Modeling and circuit synthesis for independently controlled double gate FinFET devices,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, pp. 1957-1966, Nov. 2007. |
[17] | D. Xiao, G. Chen, R. Lee, D. Lu, L. Tan, Y. Liu, C. C. Shen, and J. W. Kim, “PSDG MOSFET,” in Proc. 2006 Int. Symp. on VLSI Technology, Systems, and Applications, 2006, pp. 64-65. |
[18] | Y. Liu, T. Matsukawa, K. Endo, M. Masahara, S.-i. O’uchi, K. Ishii, H. Yamauchi, J. Tsukada, Y. Ishikawa, and E. Suzuki, “Cointegration of high-performance tied-gate three-terminal FinFETs and variable threshold-voltage independent-gate four-terminal FinFETs with asymmetric gate-oxide thicknesses,” Electron Device Lett., vol. 28, pp. 517-519, Jun. 2007. |
[19] | S. Kaya, W. Ma, and A. Asenov, “Design of DG-MOSFETs for high linearity performance,” in Proc. 2003 IEEE Int. SOI Conf., 2003, pp. 68-69. |
[20] | Y. Shadrokh, K. Fobelets, and J. E. Velazquez-Perez, “Comparison of the multi-gate functionality of screen-grid field effect transistors with FinFETs,” Semiconductor Sci. Technol., vol. 23, pp. 34-42, Sept. 2008. |
[21] | S. Luryi, “Development of RF equivalent circuit models from physics-based device models,” Future Trends in Microelectronics. The Road Ahead. S. Luryi, J. M. Xu, and A. Zaslavsky, Ed., New York: Wiley, 1999, pp. 463-466. |
[22] | H. R. Khan, D. Mamaluy, and D. Vasileska, “Quantum transport simulation of experimentally fabricated nano-FinFET,” IEEE Trans. Electron Devices, vol. 54, pp. 784-796, Apr. 2007. |
[23] | J. Gu, J. Keane, S. Sapatnekar, and C. Kim, “Width quantization aware FinFET circuit design,” in Proc. 2006 IEEE Custom Integrated Circuits Conf., 2006, pp. 337-340. |
[24] | S. Mil’shtein and A. Churi, “Variable quantum well along p-HEMT channel,” Microelectronics J., vol. 40, pp. 875-876, Apr. 2009. |
[25] | K. Endo, S.-i. O’uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, K. Sakamoto, J. Tsukada, H. Yamauchi, and M. Masahara, “Variability analysis of TiN metal-gate FinFETs,” Electron Device Lett., vol. 31, pp. 546-548, Jun. 2010. |
[26] | M. M. Hussain, C. E. Smith, H. R. Harris, C. D. Young, H.-H. Tseng, and R. Jammy, “Gate-first integration of tunable work function metal gates of different thicknesses into high-k/metal gates CMOS FinFETs for multi-VTh engineering,” IEEE Trans. Electron Devices, vol. 57, pp. 626-631, Mar. 2010. |
[27] | P. Magnone, A. Mercha, V. Subramanian, P. Parvais, N. Collaert, M. Dehan, S. Decoutere, G. Groeseneken, J. Denson, T. Merelle, R. J. P. Lander, F. Crupi, and C. Pace, “Matching performance of FinFET devices with fin widths down to 10 nm,” Electron Device Lett., vol. 30, pp. 1374-1376, Dec. 2009. |