[1] | H.C. Chow and I.C. Wey, “A 3.3V 1GHz high speed pipelined Booth multiplier,” Proc. of IEEE ISCAS, vol. 1, pp. 457-460, May. 2002. |
[2] | H.C. Chow and I.C. Wey, “A 3.3 V 1 GHz low-latency pipelined Booth multiplier with new Manchester carry-pass adder,” Proc. of IEEE ISCAS, vol. 5, pp. 121-124, May. 2003. |
[3] | S. Kim and K. Cho, “Design of High-speed Modified Booth Multipliers Operating at GHz Ranges,” World Academy of Science, Engineering and Technology, vol. 61, pp. 1-4, Jan. 2010. |
[4] | Q. LI, G. LIANG, and A. BERMAK, “A High-speed 32-bit Signed/Unsigned Pipelined Multiplier,” IEEE 5th Int. Symposium Electronic Design, Test and Application, pp.207- 211, Jan. 2010. |
[5] | X. Wu, C. Huang, J. Lai, and C. Sun, “A 64x64-bit Modified Booth Multiplier Utilizing Multiplexer-Select Booth Encoder,” ASICON. 6th Int. Conf, vol. 1, pp. 57-60, Oct. 2005. |
[6] | J. Y. Kang and J. L. Gaudiot, “A Simple High-Speed Multiplier Design,” IEEE Trans. Computers, vol. 55, p.p. 1253-1257, 2006. |
[7] | L.R. Wang, S.J. Jou and C.L. Lee, “A well-structured modified Booth multiplier design,” Proc. of IEEE VLSI-DAT, pp. 85-88, April. 2008. |
[8] | S. Hsu, S. Mathew, M. Anders, B. Bloechel, R. Krishnamurthy, S. Borkar, “A 110GOPS/W 16b Multiplier and Reconfigurable PLA Loop in 90nm CMOS,” IEEE ISSCC Dig. Tech. Papers, pp. 376-377, 2005. |
[9] | M.A. Hernandez and M.L. Aranda, “Energy-efficient high-speed CMOS pipelined multiplier,” Proc. of IEEE CCE, pp. 460-464, Nov. 2008. |
[10] | A. Khatibzadeh, K. Raahemifar, “A novel design of a 6-GHz 8x8 bit pipelined multiplier,” Proc. 9th Int. Conf. on Database Engineering and Application Symposium (IDEAS’05), pp. 1–5, 2005. |
[11] | P. Ramanathan, P.T. Vanathi, and S. Agarwal, “High Speed Multiplier Design Using Decomposition Logic,” Serbian Journal of Electrical Engineering, vol. 6, no. 1,pp. 33-42, May 2009. |
[12] | C. H. Chang, J. Gu, and M. Zhang, “Ultra low voltage, low power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 10, pp. 1985–1997, Oct. 2004. |
[13] | T. Y. Chang and M. J. Hsiao, “Carry-select adder using single ripple-carry adder,” Electron. Lett., vol. 34, no. 22, pp. 2101–2103, Oct. 1998. |
[14] | Y. Kim and L. S. Kim, “64-bit carry-select adder with reduced area,” Electron. Lett., vol. 37, no. 10, pp. 614–615, May 2001. |
[15] | G.A. Ruiz, M. Granda, “An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit,” Microelectronics Journal, vol. 35, no. 12, pp. 939-944, 2004. |
[16] | Y. Wang, C. Pai, and X. Song, “The design of hybrid carry-lookahead/carry-select adders,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. vol. 49, no. 1, pp. 16–24, Jan. 2002. |
[17] | Y. He and C.H. Chang, “A Power-Delay Efficient Hybrid Carry-Lookahead/Carry-Select Based Redundant Binary to Two's Complement Converter,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 1, pp. 336 - 346, Feb. 2008. |
[18] | Y. Sun, X. Zhang, and X. Jin, “High-Performance Carry Select Adder Using Fast All-one Finding Logic,” AICMS, Second Asia Int. Conference, Modeling & Simulation, pp. 1012-1014, May. 2008. |
[19] | B. R. Zeydel, V. G. Oklobdzija, S. Mathew, R. Krishnamurthy, S. Borkar, “A 90nm 1GHz 22mW 16x16-bit 2's Complement Multiplier for Wireless Baseband,” Symposium on VLSI Technology and Circuits, pp. 235 – 236, June. 2003. |
[20] | D.A. HENLIN, M.T. FERTSCH, M. MAZIN, AND E.T. LEWIS, “A 16 bit×16 bit pipelined multiplier macrocell,” IEEE J. Solid-State Circuits, vol. 20, no. 2, pp.542-547, Apr. 1985. |
[21] | R.P.P. Singh, P. Kumar, and B. Singh, “Performance Analysis of Fast Adders Using VHDL,” Int. Conf. on Advances in Recent Technologies in Communication and Computing, pp. 189- 193, Oct. 2009. |
[22] | W. Amendola, Jr., H.R. Srinivas, and K.K. Parhi, “A 16-Bit X 16-Bit 1.2 Micron CMOS Multiplier Chip with Low Latency Vector Merging,” Proc. of the 8th Int. Conf. on VLSI Design, IEEE Computer Society Press, pp. 398-402, New Delhi, India , Jan 4-7. 1995. |
[23] | X. Wu, H. Chen and S. Wei, “Design of a low latency high speed pipelining multiplier,” Proc. 4th Int. conf. ASIC, pp.551-554, Oct. 2001. |
[24] | U. Ko, and P.T. Balsara, “High-Performance energy-efficient D flip-flop circuits,” IEEE Trans. on VLSI, vol. 8, pp. 94-98, Feb.2000. |