[1] | B. Razavi, “RF Microelectronics”, Prentics-Hall, Upper Saddle River, 1997. |
[2] | M. Taherzadeh, R. Lotfi, H. Zare and O. Shoaei, "Design optimization of analog integrated circuits using simulation-based genetic algorithm", Proc. IEEE International Symposium on signals and circuits, Vol. 1, pp. 73-76, July 2003. |
[3] | E. Kargarn, H. Khosrowjerdi, K.Ghaffarzadegan and H. Nabovati, "A 5.7 GHz low noise figure ultra high gain CMOS LNA with inter stage technique", IEICE Electronics Express, Vol. 7, no.23,1686-1693. |
[4] | G. Tulunay, S. Balkır, “A Compact Optimization Methodology For Single-Ended LNA”, IEEE, ISCAS, pp273-276, 2004. |
[5] | D.Feng, B .Shi, “Comprehensive Analysis and Optimization of CMOS LNA Noise Performance”, IEEE. ASP.DAC.,pp . 1204-1207, 2005. |
[6] | Y.S. Wang, L. H. Lu, "5.7 GHz low-power variable-gain LNA in 0.18 µm CMOS", Electron. Lett., vol. 41, pp. 66-68, 2005. |
[7] | C.-Y. cha, S.-G. Lee, "A 5.2 GHz LNA in 0.35 µm CMOS utilizing inter-stage series response and optimizing the substrate resistance”, IEEE j. Solid-Stage Circuits, vol. 38, no.4, pp.. 669-672, April 2003. |
[8] | C.-H. Liao, H. R.Chuang, “A 5.7GHz 0.18µm CMOS gain-controlled differential LNA with current reuse for WLAN receiver”, IEEE Microw.Wireless Compon. Lett., vol.13, no.12, pp.526-528, Dec. 2003. |
[9] | J.S. Walling, S .Shekhar, and D.J.Allstot, “A gm-Boosted Current-Reuse LNA in 0.18 µm CMOS”, IEEE radio FREQ. Inter.Circuits Symp.,pp . 613-616 ,3-5 June 2007. |
[10] | E.H. Westerwick, "A 5 Ghz band CMOS low noise amplifer with a 2.5 dB noise figure Low", Proc. Ieee Symp. VLSI Tech. Syst.Appl., pp. 224-227, 2001. |
[11] | H.-W. chiu, S.-S. Lu,and Y.-S.lin, "A 2.17-dB NF 5-GHz- band mono-lithic CMOSLNA with 10-mW dc power consumption", IEEE Trans.MIcrow.Theory Tech., vol.53, no. 3, pp. 813-824, March 2005. |
[12] | El-Sayed M. El-Alfy, "Flow-Based Path Selection for Internet Traffic Engineering with NSGA-II", IEEE 17th Internation conferece on Telecommunications,, pp. 621 – 627, 2009. |
[13] | E. Zitzler, “Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications”, PhD thesis, Swiss Federal Institute of Technology, Zurich, Switzerland, 1999. |
[14] | K. Deb, A. Pratap et al, S.Agarwal, T.Meyarivan, “A fast and elitist multi-objective genetic Algorithm: NSGA-II”, IEEE Trans. On Evolutionary Computation, Vol. 6, no.2, pp.182-197, 2002. |
[15] | S.Babayan Mashhadi, "Optimizing the Design of Low- voltage and Low- Power Analog Integrated Circuits using Multi-objective Genetic algorithms", A dissertation submitted in partial fulfillment of the requirements For the degree of Master of Science in Electrical Engineering In the graduate division Of the Ferdowsi University of Mashhad. |